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Complete Abstract: 
Current research in Active Networking is focused on developing software architectures and defining 
funtionality of Execution Environments. While active network systems show superior functionality 
compared to traditional networks, they only operate at substantially lower link speeds. To increase the 
acceptance of Active Network in environments where link speeds of several Gb/s are common, we 
propose a hardware architecture that performs high-speed packet handling while providing the same 
flexibility as a common software system. The design exploits the independence between data streams for 
parallel processing. To measure the impact of different design decisions on the performance of the 
system, we also propose a benchmark for Active Network components. This benchmark can be used for 
many Active Network architectures and can help to standardize performance results. 

















